



High-Order CIFB Delta-Sigma Modulator with High OSR

Sohail Ahmad, Saeed Ullah, Arshad Hussain, Zeeshan Akbar Department of Electronics, Faculty of Natural Sciences Quaid-i-Azam University, Islamabad 45320-Pakistan <u>sakr289@gmail.com</u>, <u>arshad@qau.edu.pk</u>

ABSTRACT

This paper presents tenth-order delta-sigma modulator for 3-bit quantizer with cascade of integrator with multiple feedback (CRFB). The quantization noise suppression is optimized by increasing out-of-band gain (OBG) of the modulator to 6. The modulator signal-to-noise transfer function (STF) and noise transfer function (NTF) are discussed. The NTF zero optimization technique is applied to suppress quantization in the signal band to suppress quantization noise. The CIFB topology allows to utilize multiple feedback digital-to-analog converter (DAC) for higher stability of the modulator. Due to the CIFB topology the STF shows flat response rather than peak in case CIFF. The 0.5-V full scale of the modulator optimized to maximize the signal-to-noise ratio (SNR). The oversampling ratio of the modulator selected to 128 to get smaller bandwidth advantage with higher SNR of 189-dB with ideal model. The out-of-band Gain (OBG) of the modulator optimized for higher modulator. Due to minimum value of OBG also investigated for better performance.

Keywords: Signal transfer function, DC Gain, Multi-Bit Delta-Sigma, Noise transfer function, Operational amplifier.

1. INTRODUCTION

A high-order modulator investigate for multi-bit guantization. The modeling and simulation show the tenth-order modulator can achieve SNR of 189 dB. The OBG of 2.5 with OSR of 128 with without NTF zero optimization technique. Many of the practical parameters like temperature, pressure sensors or transducer output are very small. The complete modulator circuit non-idealities further simulated like limited DC gain, limited slew-rate, thermal noise, and flicker noise. It is required to amplify these signals with very high and then required to digitized. It requires very high accuracy analog-to-digital converter (ADC). A 24-bit noise shaping modulator is modeled and simulated for moderate to smaller bandwidth application. The modulator performance parameters like full-scale and OBG varied to enhance the

performance of the modulator. The power consumption is one of the main constraints of sensory systems with very small output signals produced by sensors constraints quite high demands on the power consumption of the interface circuits processing small signals. In high resolution

switched capacitor systems with small inputs, for a given sampling capacitor size, a large oversampling ratio (OSR) is typically required to lower the thermal noise level below the accuracy requirement of the system, and this leads increased operational to an transconductance amplifier (OTA) power consumption. Even though technology scaling has considerably reduced the digital power in sensory systems, analog front-end circuits including the ADCs have not benefited from scaling in terms of power dissipation [1]-[3]. A 24-bit





modulator design is proposed with chopping technique. The proposed design presents a low-power high-precision delta-sigma ADC mainly used for DC measurement, especially in applications with high input impedance. The design uses the 3rd order modulator with signlebit quantizer. The design starts from modeling the design and finding the coefficient and getting an estimate of the performance of the modulator. The estimated performance of the modulator will be used as initial value that may degrade and result in much lower performance. Also the configurable chopping scheme is proposed to reduce input-dependent residual offset the caused by the clock feed-through. Furthermore, it also improves noise performance in the first integrator. The delay generation for the chopping techniques to adjust the delay cell timing. The digital control logic will generate the logic for these delay cells. The 1.17 mm^2 chip is fabricated in a standard 65 nm CMOS process. Measurement results show that the ADC achieves 20-bit resolution, 10 ppm INL and a 0.6 μ V offset, while consuming 860 µW from 3.3 V supply. It also overcomes the residual offset caused by clock feedthrough, as well as the mismatch in the first integrator. A configurable delay cells is employed to reduce the chopping spikes. At the same time, an additional chopper is applied to cancel the mismatch of the integrator. [4]. A 20-bit incremental ADC for battery-powered sensor applications is presented. It is based on an energy-efficient zoom ADC architecture, which employs a course 6bit SAR conversion followed by a fine 15bit $\Delta\Sigma$ conversion. To further improve its energy efficiency, the ADC employs integrators based on cascoded dynamic inverters for extra gain and PVT tolerance. Dynamic error correction techniques such as auto-zeroing, chopping and dynamic element matching are used to achieve both low offset and high linearity. Measurements show that the ADC achieves 20-bit resolution, 6 ppm INL and 1 μ V offset in a conversion time of 40 ms, while drawing only 3.5 µA current from a 1.8 V supply. This corresponds to a state-of-the-art figureof-merit (FoM) of 182.7 dB. The 0.35 mm 2 chip was fabricated in a standard 0.16 µm CMOS process [5]. Another work describes a second-order incremental converter based on a second order deltasigma modulator. The scheme uses a 3bit DAC with inherent linearity, an optimal reset of integrators, and gives rise to an effective offset cancellation with a novel technique based on single or double chopping. The circuit, fabricated in a mixed 0.18-0.6 µm CMOS technology, obtains $1.5 - \mu V$ residual offset with $2V_{PP}$ fully differential range. The measured resolution is 19-bit obtained with 512 clock periods [6]. Another incremental ADC described as a low-power 22-bit incremental ADC, including an on-chip digital filter and a low-noise/low-drift oscillator, realized in a 0.6-µm CMOS process. It incorporates a novel offsetcancellation scheme based on fractal sequences, a novel high-accuracy gain control circuit, and a novel reducedcomplexity realization for the on-chip sinc filter. The measured output noise was 0.25 ppm (2.5 V_{RMS}), the DC offset 2 μ V, the gain error 2 ppm, and the INL 4 proposed ppm. The design with measurement results operates with a single 2.7-5 V supply and draws only 120 µA current during conversion [7].

This paper proposed presents tenthorder delta-sigma modulator for 3-bit quantizer with cascade of integrator with multiple feedback (CRFB). The quantization noise suppression is





optimized by increasing out-of-band gain (OBG) of the modulator to 6. The signal-to-noise modulator transfer function (STF) and noise transfer function (NTF) are discussed. The NTF zero optimization technique is applied to suppress guantization in the signal band to suppress guantization noise. The CIFB topology allows to utilize multiple feedback digital-to-analog converter (DAC) for higher stability of the modulator. Due to the CIFB topology the STF shows flat response rather than peak in case CIFF. The 0.5-V full scale of the modulator optimized to maximize the signal-tonoise ratio (SNR). The oversampling ratio of the modulator selected to 128 to get smaller bandwidth advantage with higher SNR of 189-dB with ideal model. The out-of-band Gain (OBG) of the modulator optimized for higher performance. The higher values of the OBG also investigated for high-order modulator. Due to minimum value of OBG also investigated for better performance.

After the introduction, the second section discuss the design the of modulator design with CIFB and CIFF structure. while the third section describes the modeling and simulation of modulator the and explain the operational amplifier for integrator for the nine-order with 4-bit guantizer for switched-capacitor implementation. Finally, the section four concludes the paper.

2. MODULATOR DESIGN

The design of delta-sigma modulator initiated using modeling of the modulator [8]-[9]. A higher order with nine integrators in the loopfilter and four-bit quantizer modulator modeled using Delta-Sigma Toolbox [10]. The cascade of integrator with multiple feedforward (CIFB) as well as cascade of integrators with multiple feedback (CIFB) investigate for higher out-of-band-gain (OBG) of 6 with moderate oversampling ratio of 64 without NTF zero optimization technique. The modulator with CIFB topology can achieve SNR of 148 dB with OSR of 64. Due to the reason of low pass modulator, the STF of the modulator have low pass behavior. While the NTF have high pass response to shape more quantization noise at high frequency. The coefficients of the proposed 9th order multiple bit CIFB obtained from Delta-Sigma Toolbox shown the Table-I. These is in represent coefficients the ratio of capacitors at the discrete-time implementation of the modulator. While for the СТ implementation these coefficient needs to be converted into the CT equivalent coefficient [9]. Then these converted coefficients will be used to choose the resistor and capacitor ratio considering the sampling frequency. coefficients which are Those not mentioned, have value zero. The signaltransfer function (STF) and noise transfer function (NTF) of the modulator is shown in Figure 1. As it is shown from the Figure 1 clearly that the OBG of the CIFB modulator is 6. While STF of the modulator shows low-pass response to allow those signals, which are at low frequencies and attenuate high frequency signal. The Figure 2 shows ideal STF and NTF plot of the CIFB modulator topology. The Figure 3 shows the output power spectral density (PSD) plot with SNR of 148, achieving effective number of bit (ENOB) of 24-bit. The modulator NTF shows a sharp noise shaping response due to the reason that all integrator inside the loopfilter is assumed having infinite DC gain. The noise floor is at the level of





-170dB. the quantization noise is suppressed maximum with nine integrators inside the loop filter. Due to OSR 64, the moderate of signal bandwidth is small. Due to CIFB topology of the modulator the signal swing inside the loopfilter is large as a results operational amplifier with very high DC be demanded for gain will the suppression of the quantization noise. Due to CIFB topology the stability of the loopfilter is very high due to the advantage of multiple feedbacks, while the overall modulator becomes power hungry with many high DC gain amplifier inside the loopfilter.

1. RESULTS & DICUSSION

The complete modulator with coefficient obtained from the Toolbox are simulated further estimate to get an the performance of the modulator. To realize the practical implementation of the modulator, non-idealities needs to be simulated so that circuit designed can get an estimate of the performance. The simulation environment SDToolbox [11] which simulates the circuit non-idealities are used. This section will discuss about the circuit non-idealities like thermal noise or kT/C, flicker noise, finite operational amplifier gain, finite slewrate, finite gain-bandwidth (GBW).

4. CONCLUSION

A presents tenth-order delta-sigma modulator for 3-bit quantizer with cascade of integrator with multiple feedback (CRFB). The quantization noise suppression is optimized by increasing out-of-band gain (OBG) of the modulator to 6. The modulator signal-to-noise transfer function (STF) and noise transfer function (NTF) are discussed. The NTF zero optimization technique is applied to suppress quantization in the signal band to suppress quantization noise. The CIFB allows to utilize topology multiple feedback digital-to-analog converter (DAC) for higher stability of the modulator. Due to the CIFB topology the STF shows flat response rather than peak in case CIFF. The 0.5-V full scale of the modulator optimized to maximize the signal-to-noise ratio (SNR). The oversampling ratio of the modulator selected to 128 to get smaller bandwidth advantage with higher SNR of 189-dB with ideal model. The out-of-band Gain (OBG) of the modulator optimized for higher performance. The higher values of the OBG also investigated for high-order modulator. Due to minimum value of OBG also investigated for better performance.

5. ACKNOWLEDGMENT

This research work was supported by System-on-Chip Design Laboratory (SoC), Department of Electronics, Faculty of Natural Sciences, Quaid-i-Azam University, Islamabad, Pakistan.

6. REFERENCES

- [1] Alireza Nilchi, et al, 2013, A Low-Power Delta-Sigma Modulator Using a Charge-Pump Integrator, IEEE Trans Circuit & Syst-1, 60(5), pp. 1310-1321.
- [2] A.-J. Annema, et al, 2005, Analog circuits in ultra-deepsubmicron CMOS, IEEE Journal of Solid-State Circuits, 40(1), pp.132-143.
- [3] Y. Chiu, et al, 2005, Scaling of analog-to-digital converters into ultra-deep-submicron CMOS, In Proc. IEEE CICC, Sep, pp. 375-382.
- [4] Li Li, et al, 2019, A 24-bit sigmadelta ADC with configurable chopping scheme, IEICE





Electronics Express, 16(19), pp. 1-6.

- [5] Youngcheol Chae, et al, 2013, A 6.3uW 20-bit Incremental Zoom-ADC with 6 ppm INL and 1uV Offset, IEEE Journal of Solid-State Circuit, 48(12), pp. 3019-3027.
- [6] A. Agnes, et al, 2012, Highresolution multi-bit second-order incremental converter with 1.5-uV residual offset and 94-dB SFDR, Analog Integr. Circ. Sig. Process, 72, pp.531-539.
- [7] V. Quiquempoix, et al, 2006, A low-power 22-bit incremental ADC, IEEE Journal of Solid-State Circuits, 41, pp. 1562-1571
- [8] S. Norsworthy, Richard Schreier, G.C. Temes, 1997, Delta-Sigma Data Converter Theory, Design, and Simulation, John Wiley & Sons, Inc., Hoboken, New Jersey.
- [9] Shanti Paven, Richjard Schreier and G.C. Temes, Understanding Delta-Sigma Data Converters Second Edition, IEEE Press Wiley
- [10] **R. Scherier** Delta-Sigma Toolbox ((<u>http://www.mathworks.com/m</u> <u>atlancentral/fileexchange/19-</u> <u>delta-sigma-toolbox</u>).
- [11] S. Brigati SDToolbox (http://www.mathworks.com/ma tlabcentral/fileexchange/2460-sdtoolbox).